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Clock Partitioning for Testability 
Kent L .  Einspahr Sharad C.  Seth Vishwani D. Agrawal 
Concordia College University of Nebraska AT&T Bell Laboratories 
Seward, N E  68434 Lincoln, N E  
Abstract 
An implementation of a design for testability model 
for sequential circuits is presented. The jlip-jlops in a 
sequential circuit are partitioned to  reduce the number 
of cycles and the path lengths in each partition, there- 
by reducing the complezity of test generation. The im- 
plementation includes a Podem-based test generator. 
Preliminary results using the Contest sequential test 
generator are presented. 
Keywords: design for testability, sequential circuit, 
test generation, partition 
Introduction 
Testability continhes to be a major concern of 
VLSI designers because of the ever increasing demand 
for quality in the manufactured products. This pa- 
per presents current research towards an implemen- 
tation that partitions sequential circuits to improve 
testability. The partitioning of the circuit lends it- 
self to adapting the multiple clock scheme of Agrawal, 
Seth, and Deogun [2]. In that model, no flip-flops 
need to be scanned. We provide a more in-depth dis- 
cussion of the unique partitioning problem involved 
and present some partitioning characteristics of the 
ISCAS-89 benchmark circuits. We propose a mod- 
el for partitioning the circuit for the two-clock scheme 
which can be extended to a multiple clock model. The 
paper also discusses the modifications to the Podem 
algorithm which are necessary to implement the cor- 
responding test generator. A simple example of the 
model is illustrated and preliminary results applying 
the two-clock scheme to the Contest sequential test 
generator [l] are presented. 
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Partitioning of Circuit 
It is known [3] that the complexity of test genera- 
tion in a sequential circuit is due to the depth of the 
circuit. We are able to reduce the depth of the circuit 
by partitioning the flipflips in order to minimize the 
number of cycles and the path lengths in each parti- 
tion. The tlipflops in each partition are clocked iden- 
tically, independent of other partitions, thus allowing 
for multiple clocks. Only one partition (i.e. one clock) 
may be active at a time. For discussion purposes, we 
will limit the description of the partitioning problem 
to two partitions. 
The partitioning problem is related to the well- 
known feedback vertex set problem. Our problem is 
different and more involved since we are also concerned 
with the vertex set that is deleted. Ideally, we would 
like both sets to result in acyclic graphs. Practical- 
ly, few sequential circuits can be partitioned into two 
acyclic vertex sets hence heuristics must be used to 
obtain a good partitioning. Partitioning data for the 
ISCAS-89 circuits is illustrated in Table 1. (Self-loops 
refer to the number of self-loops in an S-graph [SI). 
The partitioning algorithm that we are currently 
using involves finding the feedback vertex set (FVS) of 
the S-graph and balancing the partitions. The FVS is 
first identified by a process similar to Lee and Reddy 
[6]. If the FVS is smaller than the complementary 
set (i.e. the non-feedback vertex set), the partitions 
are balanced by adding nodes from the non-feedback 
vertex set to the FVS until the size of the sets are more 
nearly the same. The two heuristics we have used to 
move nodes from one set to the other are that 1) no 
additional cycle can be formed by adding a node to 
the FVS and 2) an attempt is made to keep the length 
of the chains of flip-flops in each partition small. We 
obtained test generation results for benchmark circuits 
partitioned according to our algorithm as well as for 
the algorithm presented in [2]. The results obtained 
using our algorithm have shown improvements over 
those obtained using the algorithm of [2]. Our results 
are presented later in the paper. 
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Table 1: Partitioning characteristics of ISCAS-89 circuits. 
The flip-flops that are removed from the original 
sequential circuit to form a partition wil l  be referred to 
as the ezternal flip-flops of the partition while the flip 
flops that remain in the partition will be referred to 
as the internal flip-flops. Given a copy of the original 
circuit, a specific partition is obtained by removing all 
external flip-flops and replacing each deleted flip-flop 
by a dummy output, (DO), and a pseudo input, (SI). 
A pseudo output, (SO) is added to the output of each 
internal flip-flop of the partition. An example of a 
partitioned sequential circuit is illustrated in Figures 
1-3. The pseudo output signals during CLKl (CLKz) 
become the pseudo input signals when C L K 2  (C L K1) 
becomes active. 
A dummy output is placed on any line or fanout 
that is an input to an external flip-flop. As its name 
implies, the dummy output serves no function in the 
cuit that feeds the dummy output may also be func- 
abled. Dummy outputs and disabled circuitry are la- 
beled in Figures 2 and 3. 
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Figure 1: Complete sequential circuit C. 
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respective partition. Furthermore, a portion of the cir- 
tionally useless within the partition and will be dis- 
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Figure 2: Partition 1. Active during Clock 1. 
Test Generation 
The signals at the flip-flop outputs will be deter- 
mined by the state of the primary and pseudo inputs 
of the partition as well as by the previous states of any 
internal feedback signals. 
Test generation using the partitioned sequential cir- 
cuit is being implemented by a modified Podem al- 
gorithm that processes each partition independently 
in different phases. It must provide for the inter- 
partition communication of pseudo-output/pseudo- 
input states during the clock transitions. T i m e  frame 
Po 
Figure 3: Partition 2. Active during Clock 2. 
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While faults remain in fault list do 
Get fault from fault list 
Initialise: Activate C L K l ,  De-activate CLKz 
While test for fault not found and test still possible 
l8 Processing of active partition with active clock ' 1  
Perform modified PODEM on active partition 
If fault effect propagated to  PO then Return TestSuccessful 
If fault effect propagated to  SO or the other partition has not been tested then 
Exchange activation of clocks and partitions 
Propagate SO of previous partition to SI of newly active partition 
Else Return NoTertPossible 
Endif 
End While 
End While 
Figure 4: High-Level Modified PODEM Algorithm 
and vector processing must be integrated into the Po- 
dem framework with the ability to perform some for- 
ward and reverse time processing. The high-level de- 
scription of the algorithm is given in Figure 4. 
Partitioning of a sequential circuit is implemented 
by first replacing all flip-flops by unit-delay buffers in 
contrast to the zero-delay buffers used in the partial 
scan design of Min and Rogers [7]. Unit-delay buffers 
will allow the test sequence to be composed of differing 
test vector patterns as opposed to the identical test 
vectors generated by Min and Rogers' method. 
Since the flip-flops are being modeled by unit-delay 
buffers, the input and the output of a flip-flop are sep- 
arated in time. All lines in the circuit wil l  be main- 
tained using a vector to store the time-separated states 
on each line. When a unit-delay buffer is encountered 
during backtrace or during simulation, the time is ad- 
justed either backward (backtrace) or forward (simula- 
tion) by appropriately referencing the previous vector 
element or the next vector element, respectively. The 
current state of the partition is given by the current 
element across all line vectors in the partition. 
A successful test can only be obtained by eventu- 
ally propagating the fault effect to a primary output. 
If unable to propagate the fault effect to a PO, the 
modified Podem algorithm attempts to drive the fault 
effect to a pseudo output causing a clock (partition) 
transition. Similarly, during backtrace, modified Po- 
dem will try to assign the primary inputs first and to 
assign the pseudo inputs only if necessary. 
Example 
In the following example, refer to Figures 1, 2, 3, 
and 5 .  Assume a stuck-at-0 fault on line B as shown. 
The fault lies in the disabled circuitry of partition 1 
and cannot be excited in that partition. Clock 1 is set 
to inactive and clock 2 becomes the active clock. The 
initial objective is to set line B to D (i.e. good/faulty 
= l/O). The initial table of vectors is shown in the 
bottom-leftmost box of Figure 5.  Vector elements that 
are left blank are considered to be at X. 
During the processing that follows, standard Po- 
dem techniques are followed to propagate the fault 
effect to a primary output in partition 2 as shown a- 
long the bottom horizontal row in Figure 5. A new 
time frame is entered when the D-frontier propagates 
through a unit-delay buffer, indicated by the assign- 
ment of values in the next element of the state vectors. 
After successfully driving the fault effect to a pri- 
mary output in partition 2, reverse time processing 
must be performed to justify the values on the pseudo 
inputs. In this example two previous time frames are 
necessary to justify the pseudo inputs and are illus- 
trated in the (upward) vertical direction where each 
new row indicates a clock (partition) transition - from 
partition 2 to partition 1 and then from partition 1 
back to partition 2. 
Only a single value on each line can be propagated 
between partitions during the clock transition and is 
indicated by the vertical dashed lines between parti- 
tions. 
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Table 2: Comparison of Contest results. Original mode vs. Two-clock mode. 
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Figure 5: Vector illustration for example. 
Preliminary Results 
Experimental results have not yet been obtained 
for our modified Podem implementation. However, 
we have obtained some preliminary results using the 
Contest sequential test generator. Our purpose in con- 
ducting the experiment with Contest was to evaluate 
the two-clock model quickly in the context of an ex- 
isting sequential test generator. 
Preliminary results for some of the smaller ISCAS- 
89 benchmark circuits are presented in Table 2. The 
results were obtained using a modified implementation 
of the Contest sequential test generator. Contest was 
modified to include two extra primary inputs to selec- 
t the mode for test generation. Depending upon the 
values assigned to the mode input bits, the test gener- 
ator can execute in normal mode or as a two-clock test 
generator allowing execution in clock-I mode or clock- 
2 mode. To obtain the results, Contest was allowed to 
execute in normal mode until the successful test rate 
fell below a certain threshold. At that point, Con- 
test began using the two-clock mode. For the results 
shown in the table above, the threshold was set low 
enough that most of the test vectors were generated 
during the two-clock mode. 
The results were obtained for 50 faults selected ran- 
domly from the complete fault list for each circuit. For 
each test circuit, the number of test vectors generated 
in the two-clock mode was 14%-35% smaller than the 
corresponding results in normal mode. Furthermore, 
for every circuit (except s444) the fault coverage of 
the two-clock test generator was greater while requir- 
ing less CPU time. These results are for the small- 
er benchmark circuits. We believe the improvement 
would be even greater for some of the larger bench- 
mark circuits. Table 3 shows the number of flip-flops 
in the circuit that need to be removed to eliminate all 
the cycles in both the original (unpartitioned) circuit 
and in a partitioned circuit. It is conjectured that cir- 
cuits for which the difference between the number of 
FF's required to produce an acyclic circuit is greater 
between the original circuit and the partitioned cir- 
cuit, the improvement due to the two-clock scheme 
will be even more significant. 
We are in the process of obtaining additional test 
results with both the modified Contest and modified 
Podem test generators. 
Further Research 
As shown in Table 1, the restriction that each par- 
tition be acyclic limits the two-clock DFT scheme 
to a small number of sequential circuits. Partial 
scan has been used to improve testability in sequential 
circuits [2] [4] [5] [SI. We are extending the multiple 
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FFs Needed to Break All Cycles 
~ 
Circuit Total FFa ’ Original Circuit 1 Partitioned Circuit - 
s27 3 1 I 0 
0 0 
Table 3: Number of FF’s required to break all cycles for the ISCAS-89 circuits. 
clock DFT scheme to use partial scan. The data p- 
resented in Table 3 may be a good measure of the 
benefits afforded by a two-clock scheme that uses par- 
tial scan. The table shows that the number of partial 
scan flip-flops required with the two-clock scheme is 
significantly reduced for circuits with many flip-flops. 
The number of scan FF’s continues to decrease if the 
table is carried out to more than two partitions. 
We also plan to investigate an optimal partitioning 
algorithm further. Most of the current work has lim- 
ited the partitioning to two clocks. Further research 
will extend the two-clock scheme to multiple clocks. 
Conclusion 
We have described current research involving the 
implementation of a test generator using a unique par- 
titioning of the sequential circuit. The partitioning 
offers a low overhead alternative to scan-based design 
that reduces the test generation complexity and allows 
a new design-for-testability scheme to be applied. The 
algorithm which has been implemented using a combi- 
national test generator overcomes limitations of some 
recent partial scan methods. We have tested the cur- 
rent implementation on real circuits through the (a) 
construction of an automatic tool for insertion of extra 
logic for testability and (b) demonstration of its effec- 
tiveness on benchmark sequential circuits. Results us- 
ing the two-clock DFT scheme with a sequential test 
generator show an improvement in the reduction of 
test vectors and CPU time with an increase in fault 
coverage. 
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